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Abstract—DC microgrid provides an efficient way to integrate 
different kinds of renewable energy sources with DC couplings. 
In this paper, in order to improve the stability of DC 
microgrids with constant power loads (CPLs), a virtual 
impedance based method is proposed. The CPLs have inherent 
instability issues induced by negative incremental impedances. 
This negative impedance makes the system poorly damped and 
the stability is thereby degraded. To enhance the system 
stability, virtual impedance based stabilizer comprised of 
series-connected inductance and resistance is employed. In 
particular, two types of stabilizers are used. Type I stabilizer 
locates at the output capacitor branch, and Type II stabilizer 
locates at the output inductance branch. Meanwhile, 
considering that the parallel interfacing converters are 
commonly in parallel in a microgrid, droop control is taken 
into account here. To validate the stability with the above 
stabilizers in a DC microgrid with parallel interfacing 
converters and CPL, the impedance matching approach is 
employed. The output impedance of the source converter and 
input impedance of the load are calculated respectively, and 
the influence of droop control, negative incremental impedance 
of CPL, proposed stabilizers are considered in the calculation 
of the impedance. It is demonstrated that with the proposed 
stabilizers, the instable poles can be moved to the stable region 
in the frequency domain. Simulation model with three 
interfacing converters is implemented based on 
MATLAB/Simulink to verify the proposed method. 
I. INTRODUCTION 
With the increasing penetration of renewable energy into 
modern electric grid, the concept of microgrid was proposed 
several years ago and has been intensively studied recently 
[1]. Considering the AC nature of the conventional power 
system, most of the research is focused on AC microgrids 
[2]-[5]. In order to integrate various renewable energy 
sources with dc couplings, the solution of dc microgrids has 
become an attracting approach [6]-[11]. In both AC and DC 
microgrid, the renewable energy sources are connected to the 
common bus by using the interfacing converters. 
Considering the distributed configuration of the system, the 
power electronics interfacing converters are usually 
connected in parallel. In order to obtain proper load power 
sharing among different sources, droop control as a 
decentralized method is commonly employed in the control 
diagram of the interfacing converters [1]-[8]. 
Stability problems should be noticed in order to enhance 
the performance of a dc microgrid. Especially in the system 
with constant-power loads (CPLs), the stability issues are 
required to be further studied [12]-[14]. In a microgrid, the 
CPLs, also known as active loads, enable the power 
conditioning at the load side. Different from the passive 
loads, e.g. incandescent lighting and resistive heaters, the 
CPLs consume constant amount of power regardless what 
the input voltage is [14]. The impact of CPLs on the system 
stability is induced by its negative incremental impedance. 
The negative impedance makes the system poorly damped 
and can employ unstable poles into the control system [12]-
[14]. The existing methods to deal with the above problem 
are mainly focused on single interfacing converter. However, 
in a practical microgrid, multiple interfacing converters 
usually coexist and are connected in parallel. Hence, it is 
necessary to extend the research on CPL and its damping 
method to the multiple converter system. Meanwhile, the 
commonly used droop control should be taken into account 
when discussing the stabilization of the microgrid with 
CPLs. 
Virtual impedances are commonly employed in the 
control diagram of the interfacing converters to achieve the 
functionalities of matching the output impedance at the base 
or harmonic frequencies [15] and resonance damping [16]. In 
this paper, the virtual impedance based stabilization of dc 
microgrids with CPLs is proposed. The virtual impedance 
used here is comprised of series-connected resistance and 
inductance. Two types of stabilizers are employed. One is 
based on capacitor voltage feedback, and the other is based 
on inductance current feedback. The detailed model of the 
control system, including droop control for load power 
sharing and inherent negative incremental impedance of 
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CPL, are studied. The output impedance of interfacing 
converter (Zo) and the load impedance of CPL (Zload) are 
calculated. By using the judging principle of impedance 
matching [17], the stability of the control system is analyzed. 
Particularly, the dominant poles of (1+Zo/Zload)-1 are obtained 
and tested. If and only if all of the poles are located on the 
left half of s plane, the system is stable. The unstable poles in 
the s domain can be found without the virtual impedance 
based stabilization. After activating the proposed virtual 
impedance based method, the unstable poles are forced to 
move into the stable region. Hence, the system stability of dc 
microgrid with CPL can be guaranteed. 
II. MODELING OF THE SYSTEM WITH THE PROPOSED 
STABILIZERS BASED ON VIRTUAL IMPEDANCE 
The incremental impedance of the CPL can be calculated 
as follows [12]: 
load load load load
load load load
( , ) ( , )
load load load load
0V I V I
v P V
i i i I
 ∂ ∂
= = − < ∂ ∂  
      (1) 
where vload, iload and pload are the load voltage, current and 
power, respectively. 
It is seen from (1) that the CPL has negative incremental 
impedance, which will make the system poorly damped and 
influence the system stability. 
The system configuration and the control diagram for 
parallel interfacing converters are shown in Fig. 1. First, the 
system without the stabilizers is analyzed as follows. For 
converter #i (i = 1, 2, …, n), it is derived that 
pi Li Li L oi oi Li oi, V sLI I r V sCV I I= + + = −         (2) 
* * *
Li piv oi oi i lpf oi pi pic Li Li( ), ( )I G V V m G P V G I I= ⋅ − − = ⋅ −     (3) 
where Gpiv and Gpic are the PI controllers of the capacitor 
voltage and inductance current, Vpi is the inverter output 
voltage, Voi* and ILi* are the reference values of capacitor 
voltage and inductance current, mi is the droop coefficient, 
and Glpf is the low-pass filter (LPF) used in droop control. 
Perturbing (2), the small signal model is derived as 
follows: 
pi Li Li L oi oi Li oi
ˆ ˆ ˆ ˆ ˆ ˆ ˆ, V sLI I r V sCV I I= + + = −            (4) 
Meanwhile, for the output power of the interfacing 
converter, the following relationship and its small signal 
expression can be reached: 
oi oi oip v i= ⋅                                 (5) 
oi oi oi oi oi
ˆˆ ˆ+p V i I v= ⋅ ⋅                            (6) 
Converting (6) into the frequency domain and then 
combining the result and the perturbed results of (3), it is 
obtained: 
* *
Li piv oi i lpf oi oi i lpf oi oi pi pic Li Li
ˆ ˆ ˆ ˆ ˆ ˆ ˆ( ), ( )I G V m G V I m G I V V G I I= − ⋅ + + = ⋅ −  (7) 
Combining (4) and (7), the output impedance of 
converter #i can be calculated as 
pic i piv lpf oi L
oi
L pic pic piv i lpf oi
(1 )
1 ( ) (1 )
G m G G V sL r
Z
sC sL r sCG G G m G I
+ + +
=
+ + + + +
       (8) 
Since parallel interfacing converters are taken into 
account, the output impedance of each converter can be 
merged. Assuming that the parameters of each converter are 
the same, it is derived that the equivalent output impedance 
of the parallel interfacing converters is 
pic i piv lpf oi Loi
oeq
L pic pic piv i lpf oi
(1 )
n n [1 ( ) (1 )]
G m G G V sL rZZ
sC sL r sCG G G m G I
+ + +
= =
⋅ + + + + +
 (9) 
The above is the derivation for the converter side. For the 
load side, considering the constant power nature, the 
incremental impedance is shown in (1), namely 
load oi
load
load oin
V VZ
I I
= − = −                            (10) 
In order to test the system stability, the principle of 
impedance matching is employed. Particularly, all of the 
dominant poles of (1+Zoeq/Zload)-1 should be located in the 
stable region [17]. By using the Tustin bilinear transform, (9) 
and (10) can be discretized from s domain to z domain, and 
the dominant poles of (1+Zoeq/Zload)-1 can be reached. Due to 
the influence of negative incremental impedance, the 
unstable dominant poles appear when no damping method is 
employed. In the certain system which is under test, the 
unstable poles p1 and p2 are 0.96 ± j0.32 (|p1| = |p2| = 1.012 > 
1), which locate outside the unit circle. 
III. PROPOSED VIRTUAL IMPEDANCE BASED STABILIZER 
In order to make the unstable poles move into the stable 
region, the virtual impedance based stabilizer is proposed. 
The virtual impedance used here is comprised of series-
connected virtual resistance and inductance. Particularly, two 
types of stabilizers are employed, as shown in Fig. 1. Type I 
stabilizer is realized by capacitor voltage feedback, and Type 
II stabilizer is realized by inductance current feedback. The 
effect of the virtual impedance based stabilizer on system 
stability is analyzed below. 
When considering the two types of virtual impedance 
based stabilizers in the control diagram in Fig. 1, (3) is 
modified as 
* *
Li piv oi oi i lpf oi
*
pi pic Li Li 1 dc dc oi 2 dc Li
( )
( )
I G V V m G P
V G I I k G Z V k Z I
= ⋅ − −
= ⋅ − − ⋅ − ⋅
   (11) 
where k1 and k2 represent the type of stabilizer, and the value 
of (k1, k2) can be only (1, 0) or (0, 1). When k1 equals 1 and 
k2 equals 0, Type I stabilizer is selected. When k1 equals 0 
and k2 equals 1, Type II stabilizer is selected. 
Meanwhile, Gdc and Zdc are shown as: 
Ci
dc dc dc dc
oi
, IG sC Z sL R
V
= = = +                         (12) 
where Ldc is the virtual inductance, and the Rdc is the virtual 
resistance. 
3 
 
DG #1 
Local DG 
Terminal #1
DG #2
Local DG 
Terminal #2
Load 
Bus
Constant-
Power Load 
iL1
iL2
vo1
vo2
po1
po2
+
-
Glpf
po1
*
o1vGpiv+
-
*
L1i
iL1
m
Gpic
PWM 
Generator
Distributed Control 
Diagram
+
-
Glpf
po2
-
*
o2v
Gpiv
+
-
*
L2i
iL2
m
Gpic
PWM 
Generator Distributed Control Diagram
-
vo1
-
vo2
Zdc
iL1
+
-
vo1Zdc Gdc
-
Virtual Impedance Based 
Stabilizer: Type I
Virtual Impedance Based 
Stabilizer: Type II
Zdc iL2
-
vo2
Zdc Gdc
-
Virtual Impedance Based 
Stabilizer: Type I
Virtual Impedance Based 
Stabilizer: Type II
+
L rL
C
C
L rL
PWM #1
PWM #2
Interfacing 
Power 
Electronic 
Converter
Interfacing 
Power 
Electronic 
Converter
Converter #1
Converter #1
Converter #2
Converter #2
PWM #1
PWM #2
+
-
+
-
vp1
+
-
vp2
+
-
io1
io2
ic1
ic2
Fig. 1. System configuration and control diagram for parallel interfacing converters considering the virtual impedance based stabilizers. 
Perturbing (11), it yields 
*
Li piv oi i lpf oi oi i lpf oi oi
*
pi pic Li Li 1 dc dc oi 2 dc Li
ˆ ˆ ˆ ˆ( )
ˆ ˆ ˆ ˆ ˆ( )
I G V m G V I m G I V
V G I I k G Z V k Z I
= − ⋅ + +
= ⋅ − − ⋅ − ⋅
   (13) 
Combining (4) and (13), it is derived that 
pic i piv lpf oi L 2 dc'
oi
L pic pic piv i lpf oi 1 2 dc dc
(1 )
1 ( ) (1 ) ( )
G m G G V sL r k Z
Z
sC sL r sCG G G m G I k k G Z
+ + + +
=
+ + + + + + +
 
Similar to the analysis in Section II, if merging the output 
impedance of the parallel interfacing converters and noticing 
that k1 + k2 ≡ 1, 
pic i piv lpf oi L 2 dc'
oeq
L pic pic piv i lpf oi 1 2 dc dc
(1 )
n [1 ( ) (1 ) ( ) ]
G m G G V sL r k Z
Z
sC sL r sCG G G m G I k k G Z
+ + + +
=
⋅ + + + + + + +
 
Hence, by discretizing the transfer functions, the 
dominant poles of (1+Z’oeq/Zload)-1 can be obtained. The 
system parameters are shown in Table I. Assuming three 
interfacing converters are used, by using the principle of 
impedance matching, the stability of the control system with 
virtual impedance based stabilizer is verified. As shown in 
Fig. 2, when changing the value of the virtual inductance and 
resistance, the dominant poles are gradually moved to the 
stable region. 
TABLE I 
System Parameters 
Item Symbol Value Unit 
Input Voltage vin 200 V 
Reference of Output Voltage voref 600 V 
Output Inductance L 5 mH 
Parasitic Resistance of Output 
Inductance rL 0.06 Ω 
Output capacitor C 20 μF 
Number of Converters n 3 - 
Sampling Time Ts 100 μs 
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(d) 
Fig. 2. Closed-loop dominant poles of (1+Z’oeq/Zload)-1 with Type I/II virtual 
impedance based stabilizers. 
(a) Rdc=2 Ω, Ldc=0.5~6 mH (original result).  (b) Rdc=2 Ω, Ldc=0.5~6 mH 
(zoom-in result).  (c) Rdc=0~12 Ω, Ldc=6 mH (original result).  (d) Rdc=0~12 
Ω, Ldc=6 mH (zoom-in result). 
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IV. SIMULATION RESULTS 
Simulation tests based on MATLAB/Simulink are 
performed to validate the proposed stabilizer. Here, the CPL 
is shared by the parallel interfacing converters. 
Case I: Stabilizer activation 
Take Converter #1 as an example. For Type I stabilizer, 
the waveform of dc output voltage is shown in Fig. 3 (a). 
During the period of 20 ~ 40 s, the stabilizer is activated. It is 
shown that before t = 20 s, the dc voltage is unstable. When 
the stabilizer becomes active, the dc voltage keeps stable and 
maintains at its reference value 600 V. At t = 40 s, since the 
stabilizer becomes inactive, the dc voltage turns back to the 
unstable status. For Type II stabilizer, the waveform of dc 
output voltage is shown in Fig. 3 (b). It is also seen that the 
system stability can be guaranteed by turning on the virtual 
impedance based stabilizer. 
Case II: Load peak 
The performance of stabilizer is tested during load peak. 
Here, two interfacing converters are employed. During the 
period of 20 ~ 40 s, the power of the CPL is changed from 
1000 W to 2000 W. Take Converter #1 as an example. By 
keeping Type I stabilizer active, the output power waveform 
is shown in Fig. 4 (a). Since droop control is used, the load 
power is equally shared and the output power of Converter 
#1 is changed from 500 W to 1000 W, which is half of the 
load power. Meanwhile, the dc output voltage waveforms are 
shown in Fig. 4 (b). It is shown that the dc voltage deviation 
is produced by using droop control. During the load peak, 
the dc voltage deviation increases from 2.9 V to 6.2 V. 
Similar results for Type II stabilizer can be found in Fig. 4 
(c) and (d). It is seen that by using Type I/II stabilizers, the 
transient stability of the parallel converter system with CPLs 
can be ensured during load peaks. 
Case III: Plug-and-play of the converter interfaces 
The responses for plug-and-play are also tested to 
validate the performance of the proposed two types of 
stabilizers. Three parallel interfacing converters are used 
here. In Fig. 5 (a) – (c), Type I stabilizer keeps in use during 
the whole process. Before t = 20 s, only Converter #1 
generates power for the load. At t = 20 s and 40 s, Converter 
#2 and #3 start sequentially. It is seen that the output power 
of Converter #1 decreases since the load power is shared by 
more converters. At the same time, the plug-and-play 
performance of the converter system with Type II stabilizer 
is also tested, as shown in Fig. 5 (d) – (f). It is demonstrated 
that by using Type I/II stabilizers, the system stability during 
the plug-and-play process can be maintained. The above 
results in Fig. 5 validate the effectiveness of Type I and Type 
II stabilizers during dynamic connecting process. Similar 
results are shown in Fig. 6 to test the performance of two 
types of stabilizers in the dynamic disconnecting process. It 
is also seen that with the proposed stabilizers activated, the 
system stability can be guaranteed. 
V. CONCLUSION 
In this paper, two types of virtual impedance based 
stabilizers are proposed to enhance the stability of dc 
microgrids with CPLs. Particularly, Type I stabilizer is 
achieved based on capacitor voltage feedback, and Type II 
stabilizer is achieved based on inductance current feedback. 
Since the interfacing converters in dc microgrids are 
connected in parallel, droop control for proper output power 
sharing is taken into account. Meanwhile, the principle of 
impedance matching is employed to test the stability of the 
parallel inverter system with CPLs. By using the above 
stabilizers, the instable poles of (1+Z’oeq/Zload)-1 induced by 
the negative incremental impedance of the CPL are forced to 
move into the stable region. Hence, the system stability can 
be enhanced. 
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Fig. 3. Test of stabilizer activation. 
(a) Type I stabilizer.  (b) Type II stabilizer. 
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(d) 
Fig. 4. Test of load peak. 
(a) Output power of converter #1 with Type I stabilizer. 
(b) DC voltage with Type I stabilizer. 
(c) Output power of converter #1 with Type II stabilizer. 
(d) DC voltage with Type II stabilizer. 
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(f) 
Fig. 5. Test of plug-and-play for dynamic connecting. 
(a) Output power of converter #1 with Type I stabilizer. 
(b) Output power of converter #1 with Type I stabilizer. 
(c) Output power of converter #1 with Type I stabilizer. 
(d) Output power of converter #1 with Type II stabilizer. 
(e) Output power of converter #1 with Type II stabilizer. 
(f) Output power of converter #1 with Type II stabilizer. 
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(f) 
Fig. 6. Test of plug-and-play for dynamic disconnecting. 
(a) Output power of converter #1 with Type I stabilizer. 
(b) Output power of converter #1 with Type I stabilizer. 
(c) Output power of converter #1 with Type I stabilizer. 
(d) Output power of converter #1 with Type II stabilizer. 
(e) Output power of converter #1 with Type II stabilizer. 
(f) Output power of converter #1 with Type II stabilizer. 
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